Article Details

Title · Authors · Abstract · Keywords · DOI · References

Teaching Practice in the Design and Verification of Digital Filters Based on ModelSim

WANG Chong, SHU Jing, SUN Huan, SUN Daying, GU Wenhua

(Nanjing University of Science and Technology, Nanjing 210094, China)

Section：Electronic Engineering · Vol. 2026, Issue 3 · Pages：18-20,25 · 2096-4706（2026）03-0018-04 · CLC number：TP39；G434 · Document code：A · DOI：10.19850/j.cnki.2096-4706.2026.03.005

Abstract

This paper expounds a teaching practice scheme for the design and verification of digital filters based on the ModelSim software, covering key steps including filter digitization, Verilog pipelined design and verification with the Testbench. The effectiveness of the designed algorithm is verified according to the filtering effect of the designed filter on signal sources with different frequencies. By designing a first-order RC low-pass digital filter, applying test stimulus signals of different frequencies to it, and analyzing its filtering output effect, the effectiveness of the designed algorithm is verified. This teaching practice helps students gain a deep understanding of the design flow of digital integrated circuits and improve their engineering practical capabilities as well as the spirit of innovative exploration.

Keywords

ModelSim; digital filter; Verilog HDL; pipelined design; Testbench; teaching practice

References

  1. [1] Song Zhuoda, Wang Zhiqian, Li Jianrong, etc Design and Implementation of FIR Digital Filter Based on FPGA [J]. Liquid Crystal and Display, 2020, 35 (10): 1073-1078
  2. [2] He Xueli, Wang Peng MATLAB and FPGA Implementation of Digital Filters [J]. Industrial Control Computer, 2025, 38 (7): 68-69, 72
  3. [3] Wang Benyou, Meng Jian, Su Shoubao A Digital IC Design Based on FPGA [J]. Electronic Technology, 2007 (Z3): 74-76
  4. [4] Hu Kezhong, Wang Haitao Design of Narrow Pulse Signal Generator Based on FPGA [J]. Mechanical and Electrical Engineering Technology, 2025, 54 (8): 43-47
  5. [5] Xia Lin Design of Multi channel FIR Filter Based on FPGA [D]. Nanchang: Jiangxi Normal University, 2025
  6. [6] He Xueli Design and Analysis of FIR Digital Filter Based on MATLAB [J]. Railway Computer Applications, 2025, 34 (3): 75-81
  7. [7] Luan Changhai, Zhao Yubin Research and Design of Digital CDR Applied to High Speed Serdes [J]. China Integrated Circuit, 2024, 33 (10): 67-72
  8. [8] Niu Shuang Development of a Digital IC Logic Function Tester Based on FPGA [D]. Harbin: Heilongjiang University, 2020
  9. [9] Gong Bin Design of DSIO Module for IC Tester [D]. Chengdu: University of Electronic Science and Technology of China, 2020
  10. [10] Liu Yuxin Multi channel synchronous pulse signal generator based on FPGA [D]. Harbin: Harbin Engineering University, 2024

About the authors

Wang Chong (2012-), male, Han ethnicity, associate professor, PhD, research direction: mixed signal integrated circuit design, electronic design automation.