Article Details

Title · Authors · Abstract · Keywords · DOI · References

Design of ARINC453 Bus Receiver Based on FPGA

LIU Taoyu, LI Chuan, LIU Yangyang

(AVIC Xi'an Aeronautics Computing Technique Research Institute, Xi'an 710068, China)

Section：Electronic Engineering · Vol. 2026, Issue 6 · Pages：12-15 · 2096-4706（2026）06-0012-04 · CLC number：TP368.1 · Document code：A · DOI：10.19850/j.cnki.2096-4706.2026.06.003

Abstract

To meet the high-reliability and real-time data transmission requirements of the ARINC453 bus between the meteorological operation aircraft mission system and the airborne meteorological radar, a dedicated receiver based on FPGA is designed. With Xilinx Spartan-3 FPGA as the core, following the ARINC453 protocol and ARINC708 electrical specifications, a modular design is adopted to implement the full-process processing of meteorological radar data acquisition, decoding, synchronous detection, parsing, and verification, replacing traditional dedicated chips to solve the problems of poor adaptability and difficulty in customization. The logic design is completed based on VHDL, and hardware verification shows that the receiver works stably at a standard clock of 1 MHz, with a frame synchronization accuracy rate of 100%. It can accurately receive meteorological radar echoes, detection parameters, and other data, adapt to the customization requirements of radar equipment interfaces, and meet the reliability requirements of the data transmission link in meteorological operation scenarios.

Keywords

ARINC453 bus; FPGA; receiver; Manchester decoding; frame synchronization detection

References

  1. [1] Gao Weiliang, Li Baopeng, Wang Shouquan, etc Design of Automatic Testing System for Airborne Meteorological Radar of a Certain Aircraft [J]. Automation and Instrumentation, 2023, 38 (4): 98-101106
  2. [2] Hang Tianhao Design of Millimeter Wave Radar Target Detection Based on FPGA [J]. Modern Information Technology, 2025, 9 (24): 17-20, 26
  3. [3] Chen Bingjun, Zhang He, Wang Zijun, etc FPGA based Terminal Integrated 1553B Bus Protocol Testing System [J]. Journal of Naval Aviation University, 2024, 39 (3): 389-394
  4. [4] Wang Yuetao, Zhao Dongqing, Wu Huijun Design and Verification of 1553B Bus RT/MT Function Based on FPGA and B61580S3 [J]. Electronic Design Engineering, 2023, 31 (2): 179-183
  5. [5] Liu Shengbin, Liu Shuangjie, Hao Yongping Manchester codec for fuze setting [J]. Journal of Detection and Control, 2025, 47 (2): 43-47
  6. [6] Song Yiding, Wang Zhenhua, Tian Qiaohong, etc A Manchester codec design based on clock extraction [J]. Electronic Design Engineering, 2020, 28 (8): 123-126131
  7. [7] Summer Design and Implementation of 25G Optical Module with Manchester Code Top Adjustment Function [D]. Lanzhou: Lanzhou Jiaotong University, 2024
  8. [8] Zhang Lixin, Zhao Hai, Ning Shangbo Design of Manchester coded microcontroller single line simulator [J]. Single chip microcomputer and embedded system applications, 2023, 23 (1): 15-18, 29
  9. [9] Wang Zhanwen, Tang Xinguang, Han Xing A FPGA based DVB-S2 signal demodulation method and implementation [J]. Radio Communication Technology, 2021, 47 (3): 333-337
  10. [10] Zhao Shiliang, Gu Jing, Zhang Jie, etc Digital Implementation of Blind Clock Extraction for Bit Synchronization of Digital Signals with Arbitrary Duty Cycle [J]. Journal of University of Electronic Science and Technology of China, 2021, 50 (5): 710-719

About the authors

Liu Taoyu (1990-), male, Han nationality, from Shangluo, Shaanxi, engineer, master's degree, research direction: hardware design of airborne computers.